Fig. 1. Capacitive principle of pressure measurement
The capacity is defined as 
where C is measured capacity, ε 0 is permittivity of vacuum, ε r is relative permittivity of the material (usually silicium), S is working area of the capacitor (membrane) and d is distance between membrane and substrate. This kind of structure could be modified for differential pressure measurement, where the measurement is accomplished by a pair of the sensing capacitors (Burczyk et al. 2002) .
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The standard differential capacity half bridge, which represents the pressure sensor, includes several parasitics (Fig. 2 ). There are mainly parasitic capacity C DP , which is formed between top plate of C D+ and bottom plate of C D-, the inductance of the wires L D+ ,L Dbetween C D+ ,C D-and their pins and resistance R D+ ,R D-between C D+ ,C D-and ground. These parasitics have to be taken into account, when the processing method and circuits are designed.
Fig. 2. Parasitics in differential pressure sensor
The ordinary value of the differential capacitors varies from units to hundreds of pF. The high measurement accuracy is important issue. Therefore the AD conversion with resolution of 16 bits or better is usually required. The measurement in order of fF is needed, because of the AD converter high accuracy. However these values are very low, so their measurement is very difficult. Basically there are two well-known possibilities of pressure measurement. One is based on utilization of AD 7745 chip from Analog Devices Inc., which is capacitance-to-digital number converter (Whytock, 2005) . The second is based on measurement using 555 timer/counter principle (Pavlik et al. 2007 ). The block diagram of the principle, which uses AD 7745 chip is depicted in Fig. 3 . The capacity C x , which represents changes of pressure, is directly measured by the AD 7745. Since this chip includes sigma-delta converter, the accuracy of measurement is very high. The output digital signal is processed by microcontroller afterwards. Since this chip also includes temperature sensor, it is possible to realize temperature compensation of the output. The method based on 555 timer/counter works as follows - Fig. 4 . The signal processing of the differential pressure sensor is realized by a pair of oscillators. Consequently, it is seen, that mentioned methods are relatively simple and effective, they occupy small area of the PCB with low costs. On the other hand they are intended for applications, where is no need for integration of all circuitries as System on Chip (SoC) and they suffer of parasitics influence. There also exists one method, which is relatively new. This method uses bandpass sigmadelta modulation for pressure measurement (Ong & Wooley 1997) , (Brychta, 2005) , (Haze et al. 2007 ). The basic difference between this method and previous two techniques is integration of all functions as SoC. Fig. 5 shows the measurement chain containing a capacitive pressure sensor stage. This block contains one sensing branch and one reference branch. The phase-locked loop circuit (PLL) provides coherent processing of the input signal in the bandpass sigma-delta modulator. The system works as follows. The pressure influences the ΔC X capacity and humidity impacts the ΔG X conductivity of the sensing branch. The G X + jωC X complex conductance is converted by the bandpass sigma-delta modulator and two digital low pass filters into digital value of the real and the imaginary part. The digital resolution is proportional to the time window of the digital low pass filter. The phase shift of the processing block is suppressed by the compensation principle. The difference of the digital values from the sensing branch of the low-pass filter normalized to the value measured in reference branch is expressed by the formula (2). Here measured changes of capacity and resistance changes are
where v 1 , v 2 and v 3 are voltages measured in each position of the switch, R is resistance in amplifier stage. This principle is more sophisticated than previous methods. It is implemented as SoC with smaller die occupation, low power consumption and higher accuracy of the processed data. On the other hand, because this technique is quite new, some negative aspects could arise during its utilization. Probably it should be narrow area of application, because it is intended for customer defined signals and each change means a lot of changes in whole integrated circuit. The authors would like to present another approach, which could help to improve the pressure measurement methodology.
Charge division approach
Since recent customer demands for low cost, accurate, low power and universal solution of pressure measurement and signal processing, the presented method is designed as SoC. The next reason, why the novel circuitry was designed is parasitic capacity C DP problem, which was discussed above. The design and simulation of all circuitries were done using OrCAD PSPICE and CADENCE software tool with 035 μm AMIS technology.
The measurement system
The measurement system utilizes charge division technique on capacitors and subsequent measurement of steady voltage value on parallel combination of capacitors. The principle diagram of measuring circuitry is shown in Fig. 6 . This approach requires lower power than other techniques. The main problem of presented technique is very low capacity of output capacitors C D+ and C D-. Small value of capacitors (typically 50 to 250 pF) leads to spontaneous looses of charge. 
The description of measurement process
The whole measurement process is separated into the four phases. The first one is establishing of initial conditions, but only for C D+ measurement. Switches S 1 and S 3 are turned on at time t 1 . The referential capacitor C ref is connected to the reference voltage source V refh through the switch S 1 and charged on its voltage. The measured capacitor C D+ is connected through switch S 3 to the reference voltage source V refl at the same time. During the second phase the switches S 1 and S 3 are switched off and switch S 2 is switched on. Therefore the charge transport from the referential capacitor C ref on measured capacitor C D+ is allowed. This procedure lasts until the voltages on both capacitors are equal. Now this voltage is sampled by sample and hold circuitry (S/H). The voltage is held for following processing by AD converter. The third and the last phase are the same like mentioned procedures before with small modification. The capacity C D-is now measured and the working switches are S 1 , S 2 and S 3 . The output of each measurement (on C D+ and C D-) is then converted into digital number. These digital outputs are then subtracted, which leads to final digital value of the measured pressure.
The reference capacitor
The reference capacitor with high quality of dielectric has to be used. Moreover it is problem to implement capacitor with capacitance higher than tens of pF on chip. That is why it is used as external part of the chip. There should be the minimum parasitic leakage currents and the minimum properties changes depending on temperature. The very important parameter is the absolute value of the capacity of the reference capacitor. 
Finally after simplification The confirmation of the formulas and the whole principle has been done in OrCAD PSPICE as shown in Fig. 8 .
Fig. 8. The charge division method confirmation
The whole measurement process could be devided into two steps. The first includes settling of initial conditions for C D+ , measurement and charge division between reference capacitor and C D+ .
T h e n t h i s s i g n a l i s s a m p l e d b y S / H s t a g e a n d p r o c e s s e d b y A D c o n v e r t e r .
Meanwhile, when the first step is in the middle of its processing period, the second step begins. The only change is that this procedure runs with C D-.
The errors in proposed system
There arise various errors during measurement process. Some of them are systematic errors (i.e. offset, thermal drift of the switch parameters), which could be eliminated and corrected, for example using correction algorithm or utilizing of some improved circuit techniques (Unbehauen & Cichocki 1989) , (Enz & Temes 1996) . Fig. 9 shows the dependence of the measured voltage and charging time on the switch dimensions. I t i s s e e n t h a t s w i t c h d i m e n s i o n s h a v e s i gnificant influence on conversion time and measurement voltage range. Therefore there exists the charge injection influence, too. These errors were corrected by means of dummy switch, utilizing of CMOS switch and fully differential stages (Unbehauen & Cichocki 1989) , (Enz & Temes 1996) .
There are also uncorrectable accidental errors. The sum of these uncorrectable errors must not exceed half of LSB. The most errors (uncertainty) are caused by the analog switches utilization in proposed measurement system shown in Fig. 6 . There are mainly charge injection, parasitic capacitance and leakage current. The first one is charge injection from analog switch into the signal path. The charge is moved onto the switch during switch on phase, while during switch off phase the charge is removed from the switch. The next problem with real switches is the fact that the value of injected charge hardly depends on the value of the signal voltage. That is why the design shown in Fig. 5 considered this fact. The charge removing from the switches S 1 and S 3 (S 5 ) is moved on the switch S 2 (S 4 ). It leads to partial compensation of injected charge. It is clear, that the value of the injected charge depends mainly on dimensions of the analog switch. So it could be supposed, that the value of the injected charge is time independent or depends on time very marginally. Therefore the measurement error by the charge injection could be corrected effectively. Another error, which is produced by the analog switch, is input parallel parasitic capacity. It is supposed that the error capacity is time independent. This capacity leads to certain capacity offset (about tens of fF) on measured capacitor. One last important source of measurement error is leakage current of the analog switch between input and ground during switch on and switch off stage. It depends on switch dimensions and it is in order of hundreds of pA. This error is relatively well-known short time independent variable, but its impact leads to gradual discharging of parallel combination of measured and referential capacitor. The conversion time of high resolution and low power ADCs is usually from tens to hundreds of microseconds. The voltage drop on the parallel combination of the capacitors C ref and C D is high, which leads to worthless results of AD conversion. The S/H held the value of measured voltage during the whole measuring process. This voltage must not decrease under presented 0.5 LSB voltage V HLSB = 7.25 µV of ADC. The same or less drop must be ensured on parallel combination of measured and reference capacitors. There is only short time for acquisition needed, approximately 10 5 shorter than for AD conversion.
Differential pressure sensor output
The output of differential pressure sensor consists of a pair of variable capacitors as has been presented. Dependence of output capacitors on differential pressure is shown in Fig. 9 . The changes of applied pressure are represented by changes of membrane deflection. The basic measurement stage on Fig. 6 was extended by the second part, which serves for measuring of the second capacitor. This modification leads to self compensation of errors caused by parasitic capacities of switches and also partial self compensation of errors produced by leakage currents. 
The design of S/H stage
The input buffer was designed for S/H circuitry because of minimization of input current; otherwise the measured voltage would be influenced. The input of the buffer must have parasitic capacity as small as possible regarding the same problem. The simplified version of the sampling stage without input buffer is shown in Fig. 10 . Since it utilizes switchedcapacitors approach, the errors caused by this technique were considered and suppressed (Unbehauen & Cichocki 1989) , (Enz & Temes 1996) . Since there was used only one S/H stage for both measured voltages, some additional errors (offset, temperature dependence) are partially suppressed after the processing.
The design digital part
The modern trend in sensors area tends to utilize a nonvolatile digital memory, which includes information about sensor and calibration values directly on chip. Thanks to this setup each used sensor is uniquely identifiable. Since the calibration values are stored also in the memory, it is possible to calibrate the measured data faster and directly utilizing calibration process. It is clear that due to flexibility requirement and accuracy of the designed device the best solution is placing the chip directly to the sensor. Even the output of the proposed circuitry is digital output, there is another possibility of the signal processing, which is using of low power microprocessor. The microprocessor could calculate mathematical operations, which are needed for final calibration and its large memory EEPROM or FLASH would be used as storage of calibration data.
The calibration of the measured values
There are many ways how to calibrate the measured values. The easiest way is a correction of measured values by correction table (Okinori et al. 2003) . It is relatively fast method for calibration of nonlinear course of the function, but it is not applicable for calibration, where the high resolution converters above 12-bits are used. It means that the table occupies large part of the memory. Another fast calibration technique is linear regression (Cohen et al. 2002) , but it could be used only for the linear course of the function. The modification based upon the linear regression is a piecewise linear conversion characteristic (Cohen et al. 2002) . The accuracy of the calibration depends on number of linear parts. The number of linear parts depends only on character of conversion characteristic therefore individual parts would have not same length. It leads to decrease of memory seriousness and saved place, which would be used for more individual linearized parts. Therefore the most sophisticated solution is an approximation by n-order multinomial. It is possible to linearize the whole conversion characteristic with variable reliability till R = 99,995 %. On the other hand this feature is paid by very difficult computing of decimal numbers and power functions. The polynomial of fifth to eighth order is used for calibration. The basic form of the polynomial is The calibration data are stored in on chip memory.
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New Trends in Evaluation of the Sensors Output 317 2.9 The temperature measurement and power supply The most physical properties of materials depend on temperature variation. That is why the chip design considered this fact. The complete circuitry is proposed as temperature compensated within the range from -40 to 70 °C. The power supply of the whole SoC is 0 and 3.3 V and it consumes 37 mW.
Conclusion and future research
The pressure measurement nowadays tends to processing of the signal from sensor with high accuracy, low cost, low power and high effectivity. Usually the pressure sensor is formed as differential pair of measurement capacitors. There exist several methods of the signal processing, but they suffer from some unwanted effects like parasitic capacitances, inability of integration as SoC, special kind of application etc. The chapter presents a novel method for pressure processing called charge division. This method is implemented as SoC, so it does not suffer of nonideal effects, which arise using traditional measurement approaches. The switched-capacitors errors are suppressed by means of combination of dummy switches, fully differential circuitries and CDS technique. The main advantages are its complexity, ability to be configured for customers demand, high accuracy and low power of the measurement. The disadvantage is mainly the usage of several external parts, which cannot be implemented on the chip. The SoC is already finished and it will be fabricated. The testing and redesign will proceed in future towards higher integration a lower power consumption.
